Abstract. This paper presents a second-order multi-bit delta-sigma modulator. The modulator uses feed-forward architecture to relax the linearity requirement of the integrators. An asynchronous successive approximation register (SAR) type analog-to-digital converter (ADC) is employed to implement both a 4-bit quantizer and a summing adder without using an additional amplifier. In order to reduce the distortion resulted from the multi-bit feedback digital-to-analog converter (DAC), split time integration technique is used. The prototype modulator was fabricated in a 45-nm CMOS technology and occupies 235 m 2 . The proposed delta-sigma modulator achieves 81.8 dB dynamic range (DR), 76.8 dB signal-to-noise and distortion ratio (SNDR) for a 5 kHz signal bandwidth. It consumes 850 W with a 1.1 V supply.
Introduction
In the embedded sensor modules, analog-to-digital converter (ADC) is one of the most important building blocks. Among the various ADC architectures, a delta-sigma modulator is a well suited candidate for sensor interface since it provides high dynamic range (DR) with relaxed requirements of analog building blocks [1] .
In this paper, a second-order feed-forward delta-sigma modulator with a 4-bit quantizer is proposed. A split time integration technique is proposed to resolve the nonlinearity caused by multi-bit digital-to-analog converter (DAC). A successive approximation register (SAR) type ADC is used to implement both a 4-bit quantizer and a summing adder without using an additional amplifier.
The paper is organized as follows. Section 2 discusses the architecture of the proposed delta-sigma modulator. In Section 3, the circuit implementation of the modulator is explained. Section 4 describes the measurement results. Finally, conclusions are drawn in Section 5. Fig. 1 shows the proposed second-order delta-sigma modulator. The linearity requirements of the integrators are relaxed by using the feed-forward topology, since the integrators only process the quantization noise [2] .
Architecture
In the proposed modulator, a multi-bit quantizer is employed to optimize the performance. However, the nonlinear transfer characteristics of the multi-bit feedback DAC degrade the overall performance [3] [4] [5] . To alleviate this nonlinear error without using a DEM, split time integration technique using 1-bit DAC is proposed. A SAR type ADC is used to implement both a 4-bit quantizer and a summing adder without using an additional amplifier.
Circuit implementation
The proposed delta-sigma modulator is illustrated in Fig. 2 . The operation of the integrator with the proposed multi-bit feedback DAC is as follows. During the f 1 phase, input signal is sampled into the sampling capacitors C S1 . During the next f 2 phase, integrating DAC operates with f 3 and f 4 clocks, while sampled input signal is transferred to the feedback capacitor C F1 with f 2 clock. During the f 3 phase, reference voltage is sampled into DAC capacitor C D1 according to 1-bit control signal, D k , and sampled charge in C D1 is integrated into C F1 during the f 4 phase. These 1-bit DAC operation repeats 8 times during the f 2 phase. The proposed 4-bit SAR ADC which includes a summing adder is also activated by f 1 and f 2 clock. During the f 2 phase, input signals are sampled into each capacitor in SAR DAC. And then during the next f 1 phase, data conversion is performed as conventional SAR ADC [6] . A timing generation for the proposed SAR ADC is facilitated by using an asynchronous control using internal loop delay.
Measurement Results
The prototype delta-sigma modulator was fabricated in a 45-nm CMOS technology. Fig. 3 shows a measured output spectrum for a 1 kHz 640 mV peak-to-peak differential input sine wave, with a 1.1-V power supply. This prototype IC achieves 76.8 dB of SNDR, 82.2 dB of SFDR and 81.8 dB of DR. Fig. 4 shows the layout of the proposed ADC. The core area occupies 235 m 2 . The total power consumption is 850 W. The overall measured results are summarized in Table 1 . 
Conclusion
A low-distortion second-order multi-bit delta-sigma modulator for sensor interface is presented in this paper. The split time integration technique is proposed to implement a multi-bit DAC without using a DEM. In order to minimize the power consumption and area, a 4-bit asynchronous SAR ADC is used. The measurement results of the prototype ADC verify the validity of the proposed design technique.
